Renesas Electronics /R7FA6M1AD /ADC120 /ADDBLDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADDBLDR

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0ADDBLDR

Description

A/D Data Duplication Register

Fields

ADDBLDR

This is a 16-bit read-only register for storing the result of A/D conversion in response to the second trigger in double trigger mode.

Links

()